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Abstract 
Synthetic Aperture Radar (SAR) is a class of multipurpose sensors, which can operate in all-weather and 
day-night time. Circular Polarization SAR (CP-SAR) is less subject to the ionosphere of the earth, and thus it is 
expected to improve accuracy of observation. We are requested to reduce the size of SAR image data by making 
on-board SAR image processing on a flight platform. From such a viewpoint, an on-board SAR image processing 
system is developed for the unmanned aerial vehicle (UAV) with the CP-SAR. 
This paper shows an on-board SAR image processing system on an UAV. This radar system is required 
semi-real-time observation. The proposed system is composed of two FPGA evaluation boards and a PC. One 
board makes SAR image processing using Range-Doppler-Algorithm (RDA). The other board and the PC has 
Intel Atom processor and a Solid State Drive (SSD) are used to store data. The proposed system processes a SAR 
image in 32 seconds or less at a guess. This indicates that the proposed system is applicable to an on-board SAR 
image processing system on an UAV making semi-real-time observation. 
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1. Introduction 
Synthetic Aperture Radar (SAR) is a class of multipurpose 
sensors that can operate in all-weather and day-night time. 
The SAR is available for various purposes such as observing 
real-time information of ocean waves and monitoring the 
area of forest [1]. Data observed by radar on aerial platforms 
such as satellites and aircrafts are processed and delivered to 
the earth. To use it for disaster management, we have to 
process and deliver them at high speed. By processing 
obseIVed raw data at an on-board SAR image processing 
system, we can reduce the size of data. As a result, we can 
reduce the communication time between the platforms and 
the ground, and the required size of storage system in the 
platforms. 
Circular Polarization SAR [2] (CP-SAR: Circularly 
Polarized SAR) is the world's first SAR that utilizes the 
circularly polarization. The CP-SAR is less subject to the 
ionosphere of the earth compared to the traditional radar 
using horizontal and vertically polarized waves, and thus it is 
expected to improve accuracy of observation. From this, the 
Center for Environmental Remote Sensing (CEReS) is 
developing a micro-satellite carrying CP-SAR. For a 
preparatory experiment, the CEReS plans to fly Unmanned 
Aerial Vehicles (UAVs) equipped with CP-SAR. This paper 
presents an on-board SAR image processing system on UAV 
for the preparatory experiment. The proposed system is 
composed of two FPGA evaluation boards and a PC. One 
board processes SAR image. This board contains a Xilinx 
Vntex-6 FPGA (XC6VLX240T-1FFG1156) and a 2 GB 
DDR3 DRAM. The proposed image processing system has 
only one 2 GB DRAM, though it processes SAR image data 
with the size of 6,144 x 19,904 pixels. This fact enables us to 
process SAR image with only one evaluation board and thus 
it makes the construction cost for the proposed system low. 
The other board contains Xilinx Spartan-6 FPGA 
(XC6SLX45TFGG484), and the PC has Intel Atom 
processor and a Solid State Drive (SSD). They are used to 
store data processed by Vntex-6 FPGA. 
2. Preliminary 
2.1 UAV 
Figure.I shows a picture of the UAV that the CEReS will 
use the preparatory experiment. This UAV is of 4.75 m 
length and with 6.00 m wingspan. It is 0.51 m tall. The 
flight altitude is 3 - 4 km in plan. The main apparatus 
carried on UAV is CP-SAR antennas, an antenna control 
system, a flight control system, and SAR image processing 
system described in this paper. The UAV has no image data 
downlink system and has a SSD storing the processed 
pictures. The stored data will be observed after landing. 
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Fig. 1 U AV used in preparatory experiment 
2.2 SAR image processing 
Raw image data obtained from CP-SAR requrres 
two-dimensional data processing, range compression for 
range direction ( direction of the microwave radiation) and 
azimuth compression for azimuth direction ( traveling 
direction of the platform), just like data from traditional 
SARs. To process image data, the proposed system uses 
Range-Doppler-Algorithm (RDA), shown in Figure 2 [3]. 
This algorithm uses two reference data, range and azimuth 
reference data, obtained beforehand and processed with FFT. 
We can obtain the processed image from the raw image 
performing the following operations: First, the raw data are 
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Fig. 2 SAR image processing algorithm 
3. Proposed SAR image processing system 
Figure 3 illustrates the outline of the proposed SAR image 
processing system. The proposed system contains a Xilinx 
ML605 evaluation board with Xilinx Vrrtex-6 FPGA. All 
operations for SAR image processing shown in the previous 
section (Figure 1) are performed on this board. In the 
proposed system, processed data are stored in SSD and they 
will be observed after landing of UAV. Unlike traditional 
hard disk drive (HDD), SSD features high shock resistance 
and thus it is available for the preparation experiment on 
UAV. To transfer processed data from the ML605 board to 
the SSD at a low cost, we use a Xilinx SP605 evaluation 
board with Xilinx Spartan-6 FPGA and a Windows 7 PC 
processed with FFT in the range direction, and it is converted with Intel Atom processor. First, processed data are sent to 
from the time domain into the frequency range. Subsequently, SP605 via Rocket IO [4], and next, they are sent to PC 
in range compression, data are convoluted with (multiplied 
by) the range reference data. Next, it is processed with FFT 
in the azimuth direction. To prevent image resolution 
reducing, the Secondary Range Compression (SRC) is 
performed. After SRC, data are processed with IFFT in the 
range direction. Next, we perform Range Cell Migration 
Correction (RCMC), which corrects errors caused by 
migration of the UAV. Next, data are convoluted with the 
azimuth reference data. Finally, we process data with IFFT in 
the azimuth direction, and then we obtain the processed SAR 
nnage. 
through PCI-Express bus. Finally, the PC stores the data into 
SSD. 
Rocket IO 
MU305 PC 
FPGA. 
PCI_Ex: IP 
PCI_Express 
Fig. 3 Outline of proposed system 
Figure 4 shows the block diagram of the proposed SAR 
image processing system, implemented on ML605. The 
FPGA contains four blocks, a calculation block, an FFT 
block, a comer turn block and a DRAM controller. The FFT 
block is much larger than the other three blocks. As shown in 
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Fig. 4 Block diagram of proposed SAR image processing system 
Figure 2, the algorithm contains six times of FFT processing. ill. Send the data into the SRAM of the comer tum 
However, to implement this algorithm in one ML605 board, 
the proposed system has only two FFT circuits, 8, 192-point rv. 
FFT and 32,768-point FFT circuits. The 8,192 (32,768) point 
FFT circuit makes both FFT and IFFT processing in the V 
range (azimuth) direction for both the processed SAR image 
and the reference data. The other calculations, i.e. range and VI. 
azimuth compression, SRC and RCMC, are made in the VII. 
calculation block. The range and azimuth compressors have 
SRAM for storing reference data. The proposed system has VIII. 
one 2 GB DDR3 DRAM controlled by the DRAM IX. 
controller on the FPGA. The DRAM can keep only one 
SAR image data with the size of 8,192 x 32,768. In the X. 
DRAM, SAR image data are ordered along the range XI. 
direction. To utilize DDR3 DRAM at high speed, we have to 
sequentially access data of 32 bytes with consecutive XII. 
addresses. In other words, we cannot access image data in the 
azimuth direction at high-speed. To access at high-speed, the 
proposed system contains the comer tum block. The comer XIII. 
turn block contains an SRAM which can store image data XIV 
with the size of 32 x 32,768. By using this SRAM, we can XV. 
change the order of data between the range and azimuth 
block and make a comer turn. 
Store the data in the azimuth direction into the 
DDR3 DRAM through the DRAM controller. 
Load the data from the DRAM, and process it with 
the azimuth FFT. 
Process the data with the SRC. 
Copy the data into the SRAM in the comer tum 
block. 
Store data in the range direction into the DRAM. 
Load the data from the DRAM, and process it with 
the range IFFT. 
Process the data with the RCMC. 
Copy the data into the comer turn block, and store 
the data in the azimuth direction into the DRAM. 
Load the data along the azimuth direction into the 
azimuth compressor, and then convolute the data 
with the azimuth reference data. 
Process the data with the azimuth IFFT. 
Copy the data into the comer turn block. 
Output the data to the SSD in the range direction. 
directions, i.e. we can make a comer turn. The proposed 4. Evaluation 
system processes the SAR image as follows: For every SAR image with the size of 6,144 x 19,904, the 
I. 
II. 
Process raw data in the range direction with the 
range FFT. 
Convolute the data with the range reference data in 
the range compressor. 
SAR image processing time required for our near-real-time 
observation system is 60 seconds [3]. This evaluation shows 
that the proposed system satisfies this requirement. Table 1 
shows the evaluation result. In the evaluation, the operation 
clock frequencies of the FPGA and DDR3 DRAM are 200 
and 800 MHz, respectively. The FFT calculation time was 
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4.74 second. Tue time for the other calculation was not 
measured because some calculations used on our UAV were 
not fixed. However, it was estimated at shorter than the FFT 
calculation time. Tue communication time between ML605 
and SP605 was 5. 70 second, and that between SP605 and 
SSD was 16.20 second. These operations are made in a 
sequential fashion. In sum, the total operation time is 31.38 
second or shorter for every SAR image, which satisfies the 
requirement. The table 2 shows the comparison result with 
the existing SAR image processing systems [ 4,5]. The 
operation time of the existing system [ 4] is longer than that of 
the proposed system because it uses five older FPGA boards 
with Vrrtex-5, which brings about long communication time 
between FPGA boards. The operation time of [4] is much 
longer, because its operation differs from those of the 
proposed system and the existing one [ 4]. In fact, the system 
[ 5] makes some corrections which are not made in the 
proposed system and [4]. Thus, we cannot make a simple 
comparison with [5] using the table 2. Tablet. Operation time for proposed system 
Operation Time ( second) 
SAR image jFFT 4.74 
processing I Other 4.74 or shorter 
ML605 to SP605 5.70 
SP605to SSD 16.20 
Total 31.38 or shorter Table2. Comparison with existing systems 
Total time 
(second) 
4. Conclusion 
[4] 1[5] 
! ..... -... ·-�- ·r 
50 ! 180 or 
!shorter 
Proposed 
system 
31.38 or 
shorter 
This paper presented a low-cost UAV on-board SAR image 
processing system, which uses FPGA evaluation boards 
ML605, SP605, and a PC with an SSD. The operation time 
of the proposed system is shorter than 31.38 second, which 
satisfies the requirement for near-real-time observation 
systems. In this work, some parts of the proposed system 
have not been completed while major parts have already 
been implemented. Future works include the development 
and evaluation of the completed system. 
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